




Trigger



Optimization




Schematic



University of Utah		
Title VERITAS CF Discriminator Daughter Board		
Size A	Document Number 001	Rev A
Date: Thursday, May 24, 2001	Sheet 1 of 1 V. Vassiliev / J. Smith	


RFB




RFB benefit

- **Rate compression**
- **Dispersion (jitter)**
- **Time walk (jitter)**
- **Efficiency**


Rate vs Threshold




Pulse Start Time Dispersion




Pulse Start Time Dispersion vs NSB




Time walk vs RFB




Trigger Efficiency vs RFB




CFD output pulse width



NSB and ? noise




Noise in WU CFD




dc offset = 2440 dc (???)

Noise in UU CFD


Rate vs RateFeedback (UU40)




Rate vs. threshold WU9



Rate vs. threshold UU40




Jitter (on fADC board)




Sigma WU=0.73 ns;

Sigma UU=1.33-1.73 ns


“WU-like”




CFD pulse Width



Mean time change



CFD pulse width dispersion



UU_CFD vs. WU_CFD

- CFD output pulse width is programmable
- CFD output pulse width stability
- Fraction vs. delay lines optimized (no 2nd DL)
- DC offset -> RFB (demonstrated in the lab)

- **Noise problem (500 MHz ?)**
- **Jitter has increased (on fADC board)**
- **RFB malfunctions since NSB < ? noise**

Plans ?

- **Layout review -when ?, cost?**
- **Layout change (fADC, CFD, CFD test board)**
when will we know about this ?
who makes the decision?
- **Gain increase ?**
will this work (test on fADC)
- **fcasfc**

Options
